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Abstract—This paper presents the operating principles and 
modified space vector modulation strategy for a three-phase 
quasi Z-source neutral point clamped inverter for solar 
photovoltaic applications. This topology combines the advantages 
of the neutral point clamped and quasi Z-source inverters. These 
advantages include single-stage buck-boost power conversion, 
continuous input current, and low voltage stress of switches. 
Simulation results are presented to verify the presented concepts. 
Index Terms—Buck-boost, quasi Z-source network, single-
stage, neutral point clamped, space vector modulation.  
I. INTRODUCTION 
In the last few years renewable energy has experienced one 
of the largest growth areas compared with fossil fuel energy. 
This is due to the increasing environmental concerns and the 
need for more electrical energy by emerging economies. Thus, 
the importance of renewable energy sources in the future 
energy scenario is very critical. Wind turbines, solar 
photovoltaic (PV), and fuel cell are the most popular renewable 
sources. Wind energy is leading the pack whiles solar PV is 
trying to catch up. A common concern shared by these 
renewable sources is their unstable operation that depends on 
several factors. 
Power electronics converters is a technology that enables 
the efficient and flexible interconnection of different sources to 
the electric power system. These converters are to provide 
stable output voltage in spite of unstable input variables at the 
highest efficiency, lowest cost and minimum size. This has led 
to the development of many new interface power electronics 
converters. Most of the power converter topologies employed 
in PV applications are characterized as two-stage converters. 
The two-stage converter topology uses a boost dc/dc converter 
to minimize the required kVA rating of the inverter and boost 
the wide range input voltage to a constant desired output value 
[1]. However, this solution is more complex and difficult to 
control because of the two-stage power conversion.  
A single-stage inverter is an attractive approach due to its 
compactness, low cost, and reliability. However, the 
conventional structure of a single-stage converter must be 
oversized to cope with the wide PV voltage variation derived 
from changes of irradiance and temperature [2]. Another 
solution is based on the intermediate Z-source network, 
classified as single-stage Z-source inverter [3]. This converter 
achieves voltage buck-boost in a single power conversion 
stage. Several review papers have been published in the 
literature [4-5] with some reported on PV system applications 
[6-7]. The Z-source converter is able to handle the PV voltage 
variations over a wide range without overrating the converter. 
Thus, the component count and system cost are reduced, with 
improved reliability because of the allowed shoot through state 
[8]. A variant of the Z-source converter proposed relatively 
recently is the quasi Z-source inverter [9]. This converter has 
some new attractive advantages more suitable for PV 
applications [10]. 
This paper presents a modified modulation strategy for the 
three-phase quasi Z-source neutral point clamped (qZNPC) 
inverter with enhanced output voltage waveform. This 
converter is intended for applications that require a wide 
operation range of input voltage as well as continuous input 
current. It must be stated that other authors [10] have 
considered this converter in previous work. However, the 
modulation strategy employed in this paper is different and 
ensures the output voltages fed to the grid are of enhanced 
quality. 
The rest of the paper is organized as follows. Section II 
describes in detail the operating principles and steady state 
analysis of the qZNPC inverter. Section III presents the 
modified space vector modulation strategy developed to 
distribute shoot-through states to enable a boost functionality. 
Simulation results are presented in section IV. 
 
II. OPERATING PRINCIPLES OF QUASI Z-SOURCE NPC 
INVERTER 
The quasi Z-source inverter was derived from the 
traditional Z-source inverter for enhanced performance. All the 
advantages of the Z-source inverter are inherited by the quasi 
Z-source inverter [11]. The use of this new topology ensures 
the inverter draws constant current from the PV array and is 
capable of handling a wide input voltage range [12]. It also 
employs lower rated components, reduces switching ripples to 
the PV panels, and suffers less EMI problems compared to the 
conventional Z-source inverter.  
Compared to the two-level voltage source inverter (VSI), 
the neutral point clamped (NPC) inverter has many advantages 
including lower voltage stress across semiconductor devices, 
lower required blocking voltage capability, decreased dv/dt, 
higher switching frequency due to lower switching losses, and 
better harmonic performance [13-14]. Furthermore, the NPC 
inverter reduces the common mode leakage current thereby 
requiring no additional common mode filters [15]. The qZNPC 
inverter combines the advantages of the quasi Z-source and 
NPC inverters. Figure 1 illustrates the topology of the qZNPC 
inverter. The PV string is coupled to the inverter by the quasi 
Z-source network. Each leg of the inverter circuit is composed 
of four switches with antiparallel diodes. Each phase generates 
three output voltage levels: -Vpn/2, 0, Vpn/2. Taking all three 
phases into account, the converter has a total of 27 valid 
switching states. 
Due to the presence of the quasi Z-source network, shoot 
through states can be added in each phase leg. During shoot 
through states, energy is stored in the inductors and transferred 
to the capacitors and load during the non-shoot through states. 
Consequently, the peak dc-link voltage is controlled by 
adjusting the shoot-though duty cycle. These shoot through 
states are forbidden in conventional NPC inverter because they 
would cause a short circuit of the dc-side capacitors. The 
preferred shoot through states for this converter are the upper-
shoot-through (UST) and lower-shoot-through (LST) states 
because these give rise to enhanced output voltages. The line-
to-line voltages resulting from this control method have 
adjacent level switching with lower total harmonic distortion 
(THD) compared to the full shoot-through strategy employed 
by other authors. An UST state occurs when the three upper 
switches in a phase leg are turned on simultaneously while 
LST state refers to the simultaneous turn on of the bottom three 
switches in a phase leg. 
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Fig. 1 Quasi Z-source NPC inverter 
 
The behavior of the qZNPC inverter can be represented by 
three equivalent circuits as shown in Fig. 2. All the switching 
states can be separated into three modes: non-shoot through 
(NST) states comprising active and zero states of the 
conventional NPC inverter (Fig. 2a), UST states (Fig. 2b) and 
LST states (Fig. 2c). Assuming that the quasi Z-source 
network is symmetric, we have L1 = L3, L2 = L4 and C1 = C4, 
C2 = C3. Accordingly, the voltages across the passive 
components are VL1 = VL3, VL2 = VL4, and VC1 = VC4, VC2 = 
VC3.  
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Fig.2. Simplified representation of qZNPC inverter in (a) NST, (b) UST, and 
(c) LST states. 
It is assumed that the converter operates in the continuous 
conduction mode. The operation of the converter in this mode 
is given by  
 
1 LUN DDD ,   (1) 
 
where DN, DU and DL represent the duty cycles of the NST, 
UST and LST states, respectively. To ensure symmetric 
operation, DU and DL are set to be equal and represented by D0. 
The peak of the dc-link voltage is given by the sum of the 
capacitor voltages, as 
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In Eq. 2, VC1, VC2, VC3, and VC4 represent the average capacitor 
voltages over a switching period. The voltages on the 
capacitors are found from the voltage balance of the inductors 
over a switching period as 
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Thus the peak dc-link voltage is given by  
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And the peak output line-to-line voltage is found as 
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where BF is the boost factor and M is the modulation index, 
respectively. 
III. MODIFIED SVM FOR QUASI Z-SOURCE INVERTER 
Space vector modulation (SVM) is a pulse-width 
modulation (PWM) strategy that uses the concept of space 
vectors to compute the duty cycles of the switches. The 
operation of each phase leg of a conventional NPC inverter can 
be represented by three switching states P, O, and N. The 27 
switching states of the NPC inverter define 19 space vectors 
distributed over six sectors. Fig. 3 shows the space vector 
diagram for sector I. The rotating reference vector 
outV

 
represents the desired three-phase output voltage.  
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Fig. 3 Space vector diagram for sector I of a conventional NPC inverter 
 
The SVM for the NPC inverter is based on the “volt-second 
balancing” principle; that is, the product of the reference 
voltage and the sampling period equals the sum of the voltage 
multiplied by the time interval of chosen space vectors. The 
“volt-second balancing” principle enables us to calculate the 
duty cycle of the various space vectors over a switching 
period.  
The modulation process is completed by applying the 
selected voltage vectors to the output according to a switching 
sequence. A switching sequence that gives minimum number 
of switching transitions and high quality output waveform is 
the preferred choice. In order to achieve minimum number of 
switching transitions, a 7-segment switching sequence is 
usually adopted in SVM. 
It is convenient to perform “origin shifting” and 
subsequently perform a three-level modulation using two-level 
principles [16-17]. In Fig.3, if the origin is shifted from 
{PPP/OOO/NNN} to {POO/ONN}, the equivalent null (E-
null) state is transferred to {POO/ONN} while the equivalent 
active (E-active) states are transferred to {PPP/OOO/NNN}, 
{PPO/OON}, PON and PNN, respectively. The sequence over 
time of the application of the selected converter switching 
states has to be decided for every switching cycle. For 
instance in triangle 3 the voltage vectors VS1, VM1, and VL1 are 
selected to synthesize the reference 
outV

 so the switching 
sequence used is ONNPNNPONPOO. 
In order to achieve boost functionality for the qZNPC 
inverter, shoot-through states are inserted into the appropriate 
phase legs. Upper shoot through states (U) are inserted in 
phases with an “O” state with the other two phases having 
states of either “O” or “N” in order to get the correct line-to-
line voltages. In like manner, LST states (L) are inserted in 
phases with an “O” state with the adjacent phases being of 
either state “O” or “P” [18]. It is clear from above that the “U” 
and “L” states need to be deployed in an optimal way that does 
not increase the number of commutations. Thus, a modified 
PWM sequence which achieves this can be derived. 
The 7-segment PWM switching pattern for modulating a 
conventional NPC inverter and the qZNPC inverter is shown in 
Fig. 4. It is clear that the “U” and “L” states are inserted in the 
E-null states to obtain a boost functionality in the qZNPC 
inverter. However, the appropriate UST and LST states have to 
be used otherwise there will be a collapse in the line-to-line 
voltages.  
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Fig. 4 PWM switching pattern for controlling qZNPC inverter 
 
IV. SIMULATION RESULTS 
The proposed SVM-based concepts have been verified by 
performing a comprehensive simulation study.  The parameters 
used for the simulation study are given in Table I.  
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Fig.5 Buck-mode simulation results 
 
Fig. 6 Boost-mode simulation results 
 
Table I. SIMULATION PARAMETERS 
Input DC voltage 500 – 600 V 
Output grid voltage 380 - 415 V, line-to-line rms 
Grid frequency 50 Hz 
Switching frequency 5 kHz 
L1, L2, L3, L4 1 mH 
C1, C2, C3, C4 470 μF  
 
Figure 5 shows several simulation results for the case 
where the output of the PV array is assumed to be at the 
maximum of 600 V. The solar inverter therefore works in the 
VSI mode.   To synthesize the required output voltage to the 
grid, a modulation index of 0.915 and D0 of 0 were used. This 
operation gives a peak output line-to-line voltage of 547 V 
(387 V rms) as expected. This is shown in Fig. 5a. The output 
line-to-line voltage waveform which has adjacent level 
switching is shown in Fig. 5b; Fig. 5c – displays balanced 
output currents fed to the grid; Fig. 5d – shows the current 
drawn from the PV array which is without ripples because 
shoot-through states have not been activated; Fig. 5e – shows 
the capacitor voltages on C1, C4 and C2, C3 which are zero and 
300 V, respectively; Fig. 5f – shows the dc-link voltage at the 
output of the quasi Z-source network.  
To illustrate the effectiveness of the SVM algorithm 
described above for controlling the qZNPC to perform boost 
operation, it was assumed that the PV array’s voltage drops to 
the minimum of 500 V as a result of bad weather. In order to 
synthesize the required grid voltages, the output voltage of the 
PV array has to be boosted. This is achieved by setting the 
modulation index and shoot-through ratio to 0.9 and 0.1, 
respectively. Figure 6 depicts the main waveforms obtained 
when shoot-through states are used. The spectrum of the output 
line-to-line voltage is shown in Fig. 6a. This figure clearly 
shows a fundamental peak line-to-line voltage of 549 V as 
expected. The waveforms for the output line-to-line voltage 
with adjacent level switching is clearly shown in Fig. 6b. 
Figure 6c shows the output currents of the solar inverter which 
are still balanced and sinusoidal even when shoot-through 
states are inserted. The current drawn from the PV array during 
this operating mode is shown in Fig. 6d. This current is 
continuous with ripples resulting from the shoot-through states. 
The continuous input current drawn by the solar inverter is 
very beneficial to the PV array. The voltages on the capacitors 
are shown in Fig. 6e while the dc-link voltage at the input of 
the NPC circuit is shown in Fig. 6f.  
The simulation results clearly agree well with the presented 
concepts thereby verifying the SVM algorithm presented 
earlier.  
 
V. CONCLUSION 
The operating principles, circuit analysis and modified 
SVM algorithm for controlling the qZNPC inverter based on 
the upper-lower shoot-through strategy have been presented in 
this paper. Using carefully inserted UST and LST states in the 
conventional NPC inverter state sequence, the qZNPC inverter 
functions with the correct volt-second average and voltage 
boosting capability. The presented concepts have been verified 
using simulation results.  
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